II4201 ASIC and FPGA Design Syllabus:

II4201 ASIC and FPGA Design Syllabus – Anna University PG Syllabus Regulation 2021

COURSE OBJECTIVES:

The students will be able to
 study the design flow of different types of ASIC.
 familiarize the different types of programming technologies and logic devices.
 learn the architecture of different types of FPGA.
 gain knowledge about partitioning, floor planning, placement and routing including circuit extraction of ASIC

UNIT I OVERVIEW OF ASIC AND PLD

Types of ASICs – Design flow – CAD tools used in ASIC Design – Programming Technologies: Antifuse – static RAM – EPROM and EEPROM technology, Programmable Logic Devices: ROMs and EPROMs – PLA –PAL. Gate Arrays – CPLDs and FPGAs

UNIT II ASIC PHYSICAL DESIGN

System partition -partitioning – partitioning methods – interconnect delay models and measurement of delay – floor planning – placement – Routing: global routing – detailed routing – special routing – circuit extraction – DRC

UNIT III LOGIC SYNTHESIS, SIMULATION AND TESTING

Design systems – Logic Synthesis – Half gate ASIC -Schematic entry – Low level design language – PLA tools -EDIF- CFI design representation. Verilog and logic synthesis -VHDL and logic synthesis – types of simulation – boundary scan test – fault simulation – automatic test pattern generation.

UNIT IV FIELD PROGRAMMABLE GATE ARRAYS

FPGA Design: FPGA Physical Design Tools -Technology mapping – Placement & routing – Register transfer (RT)/Logic Synthesis – Controller/Data path synthesis – Logic minimization.

UNIT V SOC DESIGN

System-On-Chip Design – SoC Design Flow, Platform-based and IP based SoC Designs, Basic Concepts of Bus-Based Communication Architectures. High performance algorithms for ASICs/ SoCs as case studies: Canonical Signed Digit Arithmetic, Knowledge Crunching Machine, Distributed Arithmetic, High performance digital filters for sigma-delta ADC.

COURSE OUTCOMES:

The students will be able to
CO1:analyze the synthesis, Simulation and testing of systems.
CO2:apply different high performance algorithms in ASICs.
CO3:discuss the design issues of SOC.

TOTAL: 45 PERIODS

REFERENCES:

1. David A.Hodges, Analysis and Design of Digital Integrated Circuits (3/e), MGH 2004
2. H.Gerez, Algorithms for VLSI Design Automation, John Wiley, 1999
3. Jan.M.Rabaey et al, Digital Integrated Circuit Design Perspective (2/e), PHI 2003
4. J. Old Field, R.Dorf, Field Programmable Gate Arrays, John Wiley& Sons, New York.
5. M.J.S. Smith : Application Specific Integrated Circuits, Pearson, 2003
6. P.K.Chan& S. Mourad, Digital Design using Field Programmable Gate Array, Prentice Hall.
7. Sudeep Pasricha and NikilDutt, On-Chip Communication Architectures System on Chip Interconnect, Elsevier, 2008
8. S.Trimberger, Edr., Field Programmable Gate Array Technology, Kluwer Academic Pub.