ET4104 VLSI Design and Reconfigurable Architecture Syllabus:
ET4104 VLSI Design and Reconfigurable Architecture Syllabus – Anna University PG Syllabus Regulation 2021
COURSE OBJECTIVES
1. To expose the students to the fundamentals of sequential system design, synchronous and Asynchronous circuits.
2. To understand the basic concepts of CMOS and to introduce the IC fabrication methods
3. To introduce the Reconfigurable Processor technologies, To provide an insight and architecture significance of SOC.
4. To introduce the basics of analog VLSI design and its importance.
5. To learn about the programming of Programmable device using Hardware description Language.
UNIT I INTRODUCTION TO ADVANCED DIGITAL SYSTEM DESIGN
Modeling of Clocked Synchronous Sequential Network(CSSN), Design of CSSN, Design of Asynchronous Sequential Circuits (ASC), Designing Vending Machine Controller, Races in ASC, Static and Dynamic Hazards, Essential Hazards, Designing Hazard free circuits.
UNIT II CMOS BASICS & IC FABRICATION
Moore’s Law-MOSFET Scaling – MOS Transistor Model-Determination of pull up / pull down ratios CMOS based combinational logic & sequential design- Dynamic CMOS –Transmission Gates BiCMOS- Low power VLSI – CMOS IC Fabrications – Stick Diagrams, Design Rules and Layout.
UNIT III ASIC AND RECONFIGURABLE PROCESSOR AND SoC DESIGN
Introduction to ASIC, ASIC design flow- programmable ASICs- Introduction to reconfigurable processor- Architecture -Reconfigurable Computing, SoC Overview, recent trends in Reconfigurable Processor & SoC, Reconfigurable processor based DC motor control.
UNIT IV ANALOG VLSI DESIGN
Introduction to analog VLSI- Design of CMOS 2stage-3 stage Op-Amp –High Speed and High frequency op-amps-Super MOS- Analog primitive cells- Introduction to FPAA.
UNIT V HDL PROGRAMMING
Overview of digital design with VHDL, structural, data flow and behavioural modeling concepts- logic synthesis-simulation-Design examples, Ripple carry Adders, Carry Look ahead adders, Multiplier, ALU, Shift Registers, Test Bench.
TOTAL: 45 PERIODS
COURSE OUTCOMES:
At the end of this course, the students will have the ability to
CO1: Incorporate synchronous and asynchronous switching logics, with clocked circuits design
CO2: Deliver insight into developing CMOS design techniques and IC fabrication methods.
CO3: Explain the need of reconfigurable computing, hardware-software co design and operation of SoC processor.
CO4: Design and development of reprogrammable analog devices and its usage for Embedded applications.
CO5: Illustrate and develop HDL computational processes with improved design strategies.
REFERENCES:
1. Donald G. Givone, “Digital principles and Design”, Tata McGraw Hill 2002.
2. Charles H. Roth Jr., “Fundamentals of Logic design”, Thomson Learning, 2004.
3. Nurmi, Jari (Ed.) “Processor Design System-On-Chip Computing for ASICs and FPGAs” Springer, 2007.
4. Joao Cardoso, Michael Hübner, “Reconfigurable Computing: From FPGAs to Hardware/Software Codesign” Springer, 2011.
5. Pierre-Emmanuel Gaillardon, Reconfigurable Logic: Architecture, Tools, and Applications, 1st Edition, CRC Press , 2015
6. Mohamed Ismail ,TerriFiez, “Analog VLSI Signal and information Processing”, McGraw Hill International Editions,1994.
7. William J. Dally / Curtis Harting / Tor M. Aamodt,” Digital Design Using VHDL:A Systems Approach, Cambridge Univerity Press,2015.
8. ZainalatsedinNavabi, ‘VHDL Analysis and Modelling of Digital Systems’, 2n Edition, Tata McGraw Hill, 1998.